The transition metal binary oxide such as HfO 2 resistive RAM (Re-RAM) is the promising candidate for the sub-20nm nonvolatile memory owing to low switching current, high scalability, process compatibility with CMOS / DRAM / Flash technologies, simple structure and high speed switching property [1, 2, 3]. ReRAM can switch between high resistance state (HRS) and low resistance state (LRS) within 5-20ns by forming and disrupting a conductive filament ( Fig. 1(a) ). Reset is to change from LRS to HRS and set is vice versa. ReRAM requires a verify-programming that precisely controls the resistance because the variations of HRS and LRS resistance are large. So far, the high voltage set after reset (HVAR) method [4] and the ramping-up voltage method [5] are proposed for recovering worn LRS and HRS, respectively. This paper shows that the conventional method using the high voltage pulse damages the memory device and degrades the endurance. We also investigated the verify-programming method to enhance ReRAM's endurance and minimize the access time by adaptively optimizing both pulse voltage and width. The measurement system is shown in Fig. 1(b) . This paper shows that the verify-programming method that only monotonically increases the pulse voltage or width cannot achieve sufficient cell endurance and access time. Then, this paper proposes a combination of turnback pulse voltage and width method which achieves 50-times higher endurance and the shortest access time at the same time. To understand the set/reset failure and their recovery, this paper introduces the physical model where the width and length of the conductive filament relate to reset pulse width and set pulse voltage, respectively.
the pulse width modulation is effective for the reset, IV set induces the reset failure.
Incremental Voltage with Turnback Set (IVWT) In order to further improve the endurance cycle, the intelligent set verify-programming method: the incremental voltage with the turnback (IVWT) set method is also proposed. The set pulse voltage increases by 50mV for each verify-programming cycle. If the set verification cycle is more than 4, the initial pulse voltage of the next set increases by 100mV. Otherwise, the initial set voltage is the same as the previous one. The proposed combination of IPWWT reset and IVWT set is shown in Fig.  2 (e) as Case 5. Fig. 6(a) shows the measured endurance. The endurance is extended to over 2000k. Set voltage is not monotonically increased but turned back (Fig. 6(b) ). Fig. 6(c) shows the set and reset verify-programming time. The verify-read time is assumed to be 50ns. The average set/reset time including verification is 138ns and 70ns, respectively, which is 10000 times shorter than that of the NAND flash memory [7] . Fig. 6(d) shows the measured maximum current of set and reset. As the endurance cycle increases, set and reset current increases. Fig. 7 shows the measured forming characteristics. The filament is formed at 2.6V. Fig. 8 shows the measured data retention after 20k cycles by using proposed IPWWT reset and IVWT set at 85 degC. The excellent 10-year data retention is demonstrated.
Discussion
The physical mechanism for the extended endurance cycle with the proposed IPWWT reset and IVWT set method is discussed based on the filamentary model [8, 9] . The diameter of the conductive filament in HfO 2 is assumed to be 10nm [8] . The filament width and length are related to the reset pulse width and set pulse voltage, respectively (Fig. 9 ). Under this model, the worn LRS device and worn HRS device could recover by applying the longer width reset pulse and the higher voltage set pulse, respectively. After numerous switching cycles, the filament width of the worn LRS becomes larger than that of the initial LRS. In the worn HRS, the filament length becomes shorter than in the initial HRS.
In the worn LRS device, if the reset pulse width is not long enough, the filament is not completely removed at the surface of the top electrode, leading to the reset failure. Therefore, the IPWWT reset that uses a longer reset pulse width can effectively recover the worn LRS device. On the other hand, in the worn HRS device, if the set pulse voltage is not sufficiently high, the filament does not extend long enough, failing to form the conductive filament between top and bottom electrodes. Therefore, a higher set voltage is required to successfully set the worn HRS device.
Note that if the set voltage is excessively high, the width of the filament rapidly increases even with a small number of cycles. As a result, the worn LRS with wider filament are created, which leads to the reset failure. If the reset pulse width is too long, the filament of HRS becomes too short, that is, worn HRS which results in the set failure. To avoid such an excessive set/reset stress as well as minimize the set/reset time, the turnback pulse combined with the verification is required.
Conclusions
An endurance enhancing verify-program method is proposed for the 50nm HfO 2 ReRAM. Table 1 summarizes various set/reset methods. The combination of IPWWT reset and IVWT set achieves the fast access and 50-times larger endurance at the same time. The variations of LRS and HRS are suppressed with the proposed method. To explain the measured results, a physical model where the reset pulse width and set voltage affect the filament width and length, respectively, is also proposed. Average set/reset time including 50ns verify-read is calculated from the first 40k cycles. 
